


CFP2-29B4-40D

100 Gb/s CFP2 ER4 Transceiver

PRODUCT FEATURES

- Compliant with 100GBASE-ER4
- Support line rates from 103.125 Gbps to 111.81 Gbps
- Integrated LAN WDM TOSA 、SOA、ROSA for up to 40 km reach over SMF



- Duplex LC optical receptacle
- No external reference clock
- Single 3.3 V power supply
- Case operating temperature range:0°C to 70°C
- Power dissipation < 9W

APPLICATIONS

- Data Center &100G Ethernet
- ITU-T OTU4

STANDARD

- Compliant to IEEE 802.3ba
- Compliant to CFP MSA CFP2 Hardware Specification
- Compliant to CFP MSA CFP2 Management Interface Specification





Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China



General Description

XGIGA 100G CFP2 ER4 optical Transceiver integrates receiver and transmitter path on one module. In the transmit side, four lanes of serial data streams are recovered, retimed, and passed to four laser drivers. The laser drivers control four EMLs (Electric-absorption Modulated Lasers) with center wavelength of 1296 nm, 1300nm, 1305nm and 1309 nm. The optical signals are multiplexed to a single –mode fiber through an industry standard LC connector. In the receive side, the four lanes of optical data streams are optically de-multiplexed by the integrated optical de-multiplexer. Each data stream is recovered by a SOA to amplify, then go to PIN photo-detector and trans-impedance amplifier, retimed. This module features a hot-pluggable electrical interface, low power consumption and MDIO management interface.

The module provides an aggregated signaling rate from 103.125 Gbps to 111.81 Gbps. It is compliant with IEEE 802.3-2012 Clause 88 100GBASE-ER4. The MDIO management interface complies with IEEE 802.3-2012 Clause 45 standard. The transceiver complies with CFP MSA CFP2 Hardware Specification Rev. 1.0, CFP MSA Management Interface Specification Rev. 2.2, and OIF CEI-28G-VSR standards. A block diagram is shown in Figure 1.





Figure 1. CFP2 ER4 Optical Transceiver functional block diagram



Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China







Transmitter

The transmitter path converts four lanes of serial NRZ electrical data from line rate of 25.78 Gbps to 27.95 Gbps to a standard compliant optical signal. Each signal path accepts a 100 Ω differential 100 mV peak-to-peak to 900 mV peak-to-peak 25 Gbps electrical signal on TDxn and TDxp pins. Inside the module, each differential pair of electric signals is input to a CDR (clock-data recovery) chip. The recovered and retimed signals are then passed to a laser driver which transforms the small swing voltage to an output modulation that drives a EML laser. The laser drivers control four EMLs with center wavelengths of 1296 nm, 1300 nm, 1305 nm and 1309 nm. The optical signals from the four lasers are multiplexed together optically. The combined optical signals are coupled to single-mode optical fiber through an industry standard LC optical connector.

Receiver

The receiver takes incoming combined four lanes optical data from line rate of 25.78 Gbps to 27.95 Gbps through an industry standard LC optical connector. The four incoming wavelengths are separated by an optical de-multiplexer into four separated channels. Each output is coupled to a PIN photo-detector. The electrical currents from each PIN photo-detector are converted to a voltage with a high-gain trans-impedance amplifier. The electrical output is recovered and retimed by the CDR chip. The four lanes of reshaped electrical signals are output to RDxp and RDxn pins.

CFP2 ER4 module achieves stable receiver sensitivity characteristics over a wide input dynamic range through the use of a semiconductor optical amplifier (SOA), which is placed in front of the receiver.

Low Speed Signaling

Low speed signaling is based on low voltage CMOS (LVCMOS) operating at a nominal voltage of 3.3 V for the control and alarm signals, and at a nominal voltage of 1.2 V for MDIO address, clock and data signals. All low speed inputs and outputs are based on the CFP MSA CFP2 Hardware Specification Rev. 1.0 and CFP MSA Management Interface Specification Rev. 2.2 requirements.

MDC/MDIO: Management interface clock and data lines.

PRTADR0, 1, 2: Input pins. MDIO physical port addresses.

GLB_ALEMn: Output pin. When asserted low indicates that the module has detected an alarm condition in any MDIO alarm register.

PRG CNTL1, 2, 3: Input pins. Programmable control lines defined in the CFP MSA Management



Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China







Interface Specification. Pulled up with 4.7 k Ω to 10 k Ω resistors to 3.3 V inside the CFP2 module.

TX_Disable: Input pin. When asserted high or left open the transmitter output is turned off. When Tx_Dsiable is asserted low or grounded the module transmitter is operating normally. Pulled up with 4.7 $k\Omega$ to $10 k\Omega$ resistors to 3.3 V inside the CFP2 module.

MOD_LOPWR: Input pin. When asserted high or left open the CFP2 module is in low power mode. When asserted low or grounded the module is operating normally. Pulled up with 4.7 k Ω to 10 k Ω resistors to 3.3 V inside the CFP2 module.

MOD_RSTn: Input pin. When asserted low or grounded the module is in Reset mode. When asserted high or left open the CFP2 module is operating normally after an initialization process. Pulled down with $4.7~k\Omega$ to $10~k\Omega$ resistors to ground inside the CFP2 module.

PRG_ALRM1, 2, 3: Output pins. Programmable alarm lines defined in the CFP MSA Management Interface Specification.

Mod_ABS: Output pin. Asserted high when the CFP2 module is absent and is pulled low when the CFP2 module is inserted.

RX_LOS: Output pin. Asserted high when insufficient optical power for reliable signal reception is received.

Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China



Pin Function Definitions




Figure 2 CFP2 optical transceiver pin-out

XGIGA 极致兴通

Address: 1-3Floor, #7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China







Table 1 CFP2 optical transceiver pin descriptions

Pin no.	Type	Name	Description
1		GND	Module ground
2	CML	(TX_MCLKn)	No connect
3	CML	(TX_MCLKp)	No connect
4		GND	Module ground
5		N.C.	No connect
6		N.C.	No connect
7		3.3V_GND	3.3V ground; tied with module ground
8		3.3V_GND	3.3V ground; tied with module ground
9		3.3V	3.3V module supply voltage
10		3.3V	3.3V module supply voltage
11		3.3V	3.3V module supply voltage
12		3.3V	3.3V module supply voltage
13		3.3V_GND	3.3V ground; tied with module ground
14		3.3V_GND	3.3V ground; tied with module ground
15		VND_IO_A	Module vendor IO A; do not connect
16		VND_IO_B	Module vendor IO B; do not connect
17	LVCMOS1	PRG_CNTL1	Programmable control 1; MSA default: TRXIC_RSTn; "0": reset; "1" or NC: not used
18	LVCMOS1	PRG_CNTL2	Programmable control 2; MSA default: Hardware interlock LSB; Default "0": ≤ 9 W
19	LVCMOS1	PRG_CNTL3	Programmable control 3: MSA default: Hardware interlock MSB; Default "1": ≤ 9 W
20	LVCMOS	PRG_ALRM1	Programmable alarm 1; MSA default: HIPWR_ON; "1": module power up completed, "0": module not high powered up
21	LVCMOS	PRG_ALRM2	Programmable alarm 2; MSA default: MOD_READY, "1": Ready, "0": not Ready
22	LVCMOS	PRG_ALRM3	Programmable alarm 3; MSA default:: MOD_FAULT, "1": Fault, "0": no Fault
23		GND	Module ground
24	LVCMOS1	TX_DIS	Transmitter disable for all lanes; "1" or NC: transmitter disabled; "0": transmitter enabled
25	LVCMOS	RX_LOS	Receiver loss of optical signal; "1": low optical signal, "0": normal condition
26	LVCMOS1	MOD_LOPWR	Module low power mode; "1" or NC: module in low power mode, "0": power on enabled
27	GND	MOD_ABS	Module absent; "1" or NC: module absent; "0": module present. Pull up resistor on host.
28	LVCMOS2	MOD_RSTn	Module reset; "0": reset the module; "1" or NC: module enabled

XGIGA 极致兴通 Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China







Pin no.	Type	Name	Description			
29	LVCMOS	GLB_ALRMn	Global alarm; "0": alarm in any MDIO alarm register; "1": no alarm condition. Pull up resistor on host.			
30		GND	Module ground			
31	1.2V CMOS	MDC	Management interface clock input			
32	1.2V CMOS	MDIO	Management interface bi-directional data			
33	1.2V CMOS	PRTADR0	MDIO physical port address bit 0			
34	1.2V CMOS	PRTADR1	MDIO physical port address bit 1			
35	1.2V CMOS	PRTADR2	MDIO physical port address bit 2			
36		VND_IO_C	Module vendor IO C; do not connect			
37		VND_IO_D	Module vendor IO D; do not connect			
38		VND_IO_E	Module vendor IO E; do not connect			
39		3.3V_GND	3.3V ground; tied with module ground			
40		3.3V_GND	3.3V ground; tied with module ground			
41		3.3V	3.3V module supply voltage			
42		3.3V	3.3V module supply voltage			
43		3.3V	3.3V module supply voltage			
44		3.3V	3.3V module supply voltage			
45		3.3V_GND	3.3V ground; tied with module ground			
46		3.3V_GND	3.3V ground; tied with module ground			
47		N.C.	No connect			
48		N.C.	No connect			
49		GND	Module ground			
50	CML	(RX_MCLKn)	No connect			
51	CML	(RX_MCLKp)	No connect			
52		GND	Module ground			
53		GND	Module ground			
54		N.C.	No connect			
55		N.C.	No connect			
56		GND	Module ground			
57		RX0P	25 Gbps receiver data; Lane 0			
58		RX0n	25 Gbps receiver data bar; Lane 0			
59		GND	Module ground			
60		RX1p	25 Gbps receiver data; Lane 1			



Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China







Pin no.	Type	Name	Description			
61		RX1n	25 Gbps receiver data bar; Lane 1			
62		GND	Module ground			
63		N.C.	No connect			
64		N.C.	No connect			
65		GND	Module ground			
66		N.C.	No connect			
67		N.C.	No connect			
68		GND	Module ground			
69		RX2p	25 Gbps receiver data; Lane 2			
70		RX2n	25 Gbps receiver data bar; Lane 2			
71		GND	Module ground			
72		RX3p	25 Gbps receiver data; Lane 3			
73		RX3n	25 Gbps receiver data bar; Lane 3			
74		GND	Module ground			
75		N.C.	No connect			
76		N.C.	No connect			
77		GND	Module ground			
78	CML	(REFCLKp)	Module reference clock. No connect.			
79	CML	(REFCLKn)	Module reference clock. No connect.			
80		GND	Module ground			
81		N.C.	No connect			
82		N.C.	No connect			
83		GND	Module ground			
84		TX0p	25 Gbps transmitter data; Lane 0			
85		TX0n	25 Gbps transmitter data bar; Lane 0			
86		GND	Module ground			
87		TX1p	25 Gbps transmitter data; Lane 1			
88		TX1n	25 Gbps transmitter data bar; Lane 1			
89		GND	Module ground			
90		N.C.	No connect			
91		N.C.	No connect			
92		GND	Module ground			



Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China



Pin no.	Type	Name	Description			
93		N.C.	No connect			
94		N.C.	No connect			
95		GND	Module ground			
96		TX2p	25 Gbps transmitter data; Lane 2			
97		TX2n	25 Gbps transmitter data bar; Lane 2			
98		GND	Module ground			
99		TX3p	25 Gbps transmitter data; Lane 3			
100		TX3n	25 Gbps transmitter data bar; Lane 3			
101		GND	Module ground			
102		N.C.	No connect			
103		N.C.	No connect			
104		GND	Module ground			

^{1.} Pulled up with $4.7 \text{ k}\Omega - 10 \text{ k}\Omega$ to 3.3 V inside the module.

I. Absolute Maximum Ratings

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Storage Temperature	Ts	-40	-	85	°C	
Relative Humidity	RH	5	-	95	%	
Power Supply Voltage	VCC	-0.3	-	4	V	
Signal Input Voltage		Vcc-0.3	-	Vcc+0.3	V	
Receive Input Optical Power (Damage threshold)	Pdmg			5.0	dBm	

II. Low Speed Electrical Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Notes
Supply currents and voltages						
Voltage	Vcc	3.2	3.3	3.4	V	With Respect to GND
Supply current	Icc			2.3	A	
Power dissipation	Pwr			9.0	W	
Power dissipation (low power mode)	Plp			2.5	W	
Low speed control and sense signals, 3.3 V LVCMOS						
Outputs low voltage	Vol			0.2	V	Іон=100 μА



Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China

^{2.} Pulled down with 4.7 k Ω – 10 k Ω to GND inside the module



OPTICAL MODULE TOTAL SOLUTION

光模块整体解决方案

1.0

						1.0	
Output high voltage	Vон	Vcc-0.2			V	Іон=-100 μА	
Input low voltage	VIL	-0.3		0.8	V		
Input high voltage	Vih	2		Vcc3+ 0.3	V		
Input leakage current	IIN	-10		10	μΑ		
Low speed control and sense signals, 1.2 V LVCMOS							
Outputs low voltage	Vol	-0.3		0.2	V		
Output high voltage	Vон	1.0		1.5	V		
Output low current	Iol	4			mA		
Output high current	Іон			-4	mA		
Input low voltage	VIL	-0.3		0.36	V		
Input high voltage	Vih	0.84		1.5	V		
Input leakage current	IIN	-100		100	μΑ		
Input capacitance	С			10	pF		
MDC clock rate		0.1		4	MHz		

III. High Speed Electrical Specifications

Parameter	Symbol	Min	Max	Unit	Notes
Transmitter electrical input from host					
Differential voltage pk-pk		100	1200	mV	
Common mode noise (rms)			17.5	mV	
Differential termination mismatch			10	%	
Transition time		10		ps	20/80%
Common mode voltage		-0.3	2.8	V	
Eye width	EW15	0.46		UI	At10 ⁻¹⁵ probability
Eye height	EH15	100		mV	At 10 ⁻¹⁵ probability
Receiver electrical output to host					
Differential voltage pk-pk		100	1200	mV	
Common mode noise (rms)			17.5	mV	
Differential termination mismatch			10	%	
Transition time		9.5		ps	20/80%
Vertical eye closure	VEC		6.5	dB	
Eye width	EW15	0.57		UI	At 10 ⁻¹⁵ probability
Eye height	EH15	240	mV		At 10 ⁻¹⁵ probability

XGIGA 极致兴通

Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China



IV. MDIO Management Interface

The XGIGA CFP2 Optical Transceiver incorporates MDIO management interface which is used for serial ID, digital diagnostics, and certain control and status report functions. The CFP2 transceiver supports MDIO pages 8000h NVR 1 Based ID registers, 8080h NVR 2 Extended ID registers, 8100h NVR 3 network lane specific registers , and pages A000h CFP module VR 1 registers , A080h MLG VR 1 registers, A200h network lane VR 1 registers , A280h network lane VR 2 registers.

Details of the protocol and interface are explicitly described in CFP MSA Management Interface Specification. Please refer to the specifications for design reference.

V. Optical Transmitter Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Notes
Signaling rate, each lane			25.78125		GBd	
		1294.53	1295.56	1296.59	nm	
I am a susural am anth (man an)		1299.02	1300.05	1301.09	nm	
Lane wavelength (range)		1303.54	1304.58	1305.63	nm	
		1308.09	1309.14	1310.19	nm	
Rate tolerance		-100		100	ppm	From nominal rate
Side-mode suppression ratio	SMSR	30			dB	
Total launch power				8.9	dBm	
Average launch power, each lane	Pavg	-2.9		2.9	dBm	
Extinction Ratio	ER	8			dB	
Optical modulation amplitude, each lane (OMA)	OMA	0.1		4.5	dBm	
Difference in launch power between any two lanes (Average and OMA)				3.6	dB	
Transmitter and Dispersion Penalty, each lane	TDP			2.5	dB	
Average launch power of OFF transmitter, each lane				-30	dBm	
Relative Intensity Noise	RIN ₂₀ O MA			-130	dB/Hz	
Transmitter reflectance				-12	dB	
Transmitter eye mask {X1, X2, X3, Y1, Y2, Y3}		{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}				

XGIGA 极致兴通

Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China









VI. Optical Receiver Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Notes
Signaling rate, each lane			25.78125		GBd	
Rate tolerance		-100		100	ppm	From normal rate
Average receive power, each lane	Pavg	-20.9		4.5	dBm	
Receive power, each lane (OMA)				4.5	dBm	
Difference in launch power between any two lanes (Average and OMA)				4.5	dB	
Receiver Sensitivity (OMA), each lane	Rsen			-21.4	dBm	1
Stressed Receiver Sensitivity (OMA), each lane	SRS			-17.9	dBm	
	Stressed	d receiver sens	itivity test cond	itions		
Vertical eye closure penalty, each lane	VECP		3.5		dB	
Stressed sys J2 jitter, each lane	J2		0.3		UI	2
Stressed sys J9 jitter, each lane	Ј9		0.47		UI	2
Receiver reflectance				-26	dB	
LOS Assert	Plos_on	-36			dBm	
LOS Deassert	Plos_off			-24	dBm	
LOS Hysteresis		0.5		4	dB	


- 1. Receiver sensitivity (OMA), each lane, is informative.
- 2. Vertical eye closure penalty, stressed eye J2 Jitter, and stressed eye J9 Jitter are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.


XGIGA 极致兴通


 $Address: 1-3 Floor, \#7, 2nd\ Southern\ Industrial\ Zone\ of\ Honghualing,\ Liuxian\ RD,\ Nanshan,\ Shenzhen,\ Chinana and Ch$




VII.Outline Dimensions














Appendix A. Document Revision

Version No.	Date	Description
Preliminary	2017-8-15	Preliminary datasheet

XGIGA 极致兴通

Address: 1-3Floor,#7,2nd Southern Industrial Zone of Honghualing, Liuxian RD, Nanshan, Shenzhen, China